Other Bus-Based Coherence Protocols

Lecture 14 (Chapter 7, cont.)

E. F. Gehringer, based on slides by Yan Solihin

CSC/ECE 506: Architecture of Parallel Computers

Lecture 15 Outline

- MSI protocol
 - State diagram
 - Animations
- MESI protocol
- Dragon protocol
- Firefly protocol

	Inval- idate	Update
3-state	MSI	Firefly
4-state	MESI	Dragon

Basic MSI Writeback Invalidation Protocol

States


- Invalid (I)
- Shared (S): one or more copies, and memory copy is up-to-date
- Dirty or Modified (M): only one copy
- Processor Events:
 - PrRd (read), PrWr (write)
- Bus Transactions
 - BusRd: asks for copy with no intent to modify
 - BusRdX: asks for copy with intent to modify (instead of BusWr)
 - Flush: updates memory
- Actions
 - Update state, perform bus transaction, flush value onto bus




State-Transition Diagrams

- On the following slides, we will display the state-transition diagrams
 - for processor-initiated transactions
 - for bus-initiated transactions
- We will see transitions of the following form:
 - Invalidation: ⟨Any⟩ → I
 - Intervention: {Exclusive, Modified} → Shared


MSI: Processor-Initiated Transactions



MSI: Bus-Initiated Transactions



MSI State Transition Diagram




Lecture 15 Outline


- MSI protocol
 - State diagram
 - Animations
- MESI protocol
- Dragon protocol
- Firefly protocol

	Inval- idate	Update
3-state	MSI	Firefly
4-state	MESI	Dragon


MSI Visualization – Start State


Start state. All caches empty and main memory has A = 1.







9











Read operation completes.

































Read operation completes.
































































MSI: Processor P₂ Reads A



MSI: Processor P₂ Reads A



MSI Example: Rd/Wr to a single line

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	S	-	_	BusRd	Mem
W1	M	1	_	BusRdX*	Mem
R3	S	_	S	BusRd/Flush	P1 cache
W3	I	_	M	BusRdX*	Mem
R1	S	_	S	BusRd/Flush	P3 cache
R3	S		S	_	Own Cache
R2	S	S	S	BusRd	Mem

^{*}or, BusUpgr (data from own cache)

Notes on MSI Protocol

For M → I, BusRdX/Flush: why flush?

Notes on MSI Protocol

- For M → I, BusRdX/Flush: why flush? Because it is a read with intention to write, as opposed to write.
 - Thus, there is a possibility for a read before the write is performed.
 - In addition, the write could be to a different word in the line (so the whole line needs to be flushed).

Notes on MSI Protocol

- For M → I, BusRdX/Flush: why flush? Because it is a read with intention to write, as opposed to write.
 - Thus, there is a possibility for a read before the write is performed.
 - In addition, the write could be to a different word in the line (so the whole line needs to be flushed).
- In case of a write to a shared block:
 - Cache already has latest data; can use upgrade (BusUpgr) instead of BusRdX
- Replacement changes state of two blocks: outgoing and incoming
- Flush has to modify both caches and main memory

Note: Coherence granularity is u (a single line). What happens when all the reads go to word 0 on line u, but write by P3 goes to word 1 on line u? False-sharing miss on the 2nd R1

MSI: Coherence and SC

Coherence:

- Write propagation:
 - through invalidation, and flush on subsequent BusRds
- Write serialization?
 - Writes (BusRdX) that go to the bus appear in bus order (and handled by snoopers in bus order!)
 - Writes that do not go to the bus?
 - Only happen when the line state is M, i.e. when I am the only processor holding the line. Local writes are only visible to me, so they are serialized.

To enforce SC:

- Program order: enforced by following the bus transaction order
 - All writes appear on the bus
 - All local writes (within 1 processor) can follow program order
- Write completion: Occurs when write appears on bus
- Write atomicity: A read returns the latest value of a write. At that time, the value is visible to all others (on a bus transaction, or on a local write).

Lecture 15 Outline

- MSI protocol
- MESI protocol
- Dragon protocol
- Firefly protocol

	Inval- idate	Update
3-state	MSI	Firefly
4-state	MESI	Dragon

Lower-Level Protocol Choice

- What transition should occur when a BusRd is observed in state M?
 - Should the state <u>change to S or to I?</u>

MESI (4-state) Invalidation Protocol


- Here's a problem with the MSI protocol:
 - A {Rd, Wr} sequence causes two bus transactions
 - BusRd (I → S) followed by BusRdX or BusUpgr (S → M)
 - even when no one is sharing (e.g., serial program!)
 - In general, coherence traffic from serial programs is unacceptable
- To avoid this, add a fourth state, Exclusive:
 - Invalid
 - Modified (dirty)
 - Shared (two or more caches may have copies)
 - Exclusive (only this cache has clean copy, same value as in memory)



- How does the protocol decide whether I → E or I → S?
 - Need to check whether someone else has a copy
 - "Shared" signal on bus: wired-or line asserted in response to BusRd


46

MESI: Processor-Initiated Transactions




MESI: Bus-Initiated Transactions

Flush' means flush only if cacheto-cache sharing is used; only the cache responsible for supplying the data will do a flush.





MESI State Transition Diagram





BusRd(S) means shared line asserted on BusRd transaction



MESI Visualization


Start state. All caches empty and main memory has A = 1.






50


















Read operation completes.














Write operation completes.





























Read operation completes.
























Write operation completes.





























Read operation completes.



















Read operation completes.





























MESI Example (Cache-to-Cache Transfer)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	Е	_	_	BusRd	Mem
W1	M	_	_	_	Own cache
R3	S	_	S	BusRd/Flush	P1 cache
W3	I	<u> </u>	M	BusRdX	Mem
R1	S	_	S	BusRd/Flush	P3 cache
R3	S	Ī	S	_	Own cache
R2	S	S	S	BusRd/Flush [,]	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

Change from MSI (Cache-to-Cache Transfer)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	Е	_	_	BusRd	Mem
W1	M	_	_	_	Own cache
R3	S	_	S	BusRd/Flush	P1 cache
W3	I	_	M	BusRdX	Mem
R1	S	_	S	BusRd/Flush	P3 cache
R3	S	_	S	_	Own cache
R2	S	S	S	BusRd/Flush [,]	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

Change from MSI (Cache-to-Cache Transfer)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	E	_	_	BusRd	Mem
W1	M	_	_	_	Own cache
R3	S	_	S	BusRd/Flush	P1 cache
W3	I	_	M	BusRdX	Mem
R1	S	_	S	BusRd/Flush	P3 cache
R3	S	_	S	_	Own cache
R2	S	S	S	BusRd/Flush [,]	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

Change from MSI (Cache-to-Cache Transfer)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	E	_	_	BusRd	Mem
W1	M	_	_	_	Own cache
R3	S	_	S	BusRd/Flush	P1 cache
W3	I	_	M	BusRdX	Mem
R1	S	_	S	BusRd/Flush	P3 cache
R3	S	_	S	_	Own cache
R2	S	S	S	BusRd/Flush [,]	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

MESI Example (Cache-to-Cache Transfer+BusUpgr)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	Е	-	-	BusRd	Mem
W1	M	-	-	-	Own cache
R3	S	-	S	BusRd/Flush	P1 cache
W3	I	-	M	BusUpgr	Own cache
R1	S	-	S	BusRd/Flush	P3 cache
R3	S	-	S	<u>-</u>	Own cache
R2	S	S	S	BusRd/Flush'	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

MESI Example (Cache-to-Cache Transfer+BusUpgr)

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	Е	-	-	BusRd	Mem
W1	M	-	-	-	Own cache
R3	S	-	S	BusRd/Flush	P1 cache
W3	I	-	M	BusUpgr	Own cache
R1	S	-	S	BusRd/Flush	P3 cache
R3	S	-	S	<u>-</u>	Own cache
R2	S	S	S	BusRd/Flush'	P1/P3 Cache*

^{*} Data from memory if no cache-to-cache transfer, BusRd/ -

Lower-Level Protocol Choices

- Who supplies data on miss when not in M state: memory or cache?
- Original, Illinois MESI: cache
 - assumes cache is faster than memory (cache-to-cache transfer)
 - Not necessarily true
- Adds complexity
 - How does memory know it should supply data? (must wait for caches)
 - A selection algorithm is needed if multiple caches have valid data.
- Useful in a distributed-memory system
 - May be cheaper to obtain from nearby cache than distant memory
 - Especially when constructed out of SMP nodes (Stanford DASH)

Lecture 15 Outline


- MSI protocol
- MESI protocol
- Dragon protocol
- Firefly protocol

	Inval- idate	Update
3-state	MSI	Firefly
4-state	MESI	Dragon


Dragon Writeback Update Protocol

- Four states
 - Exclusive-clean (E): Memory and I have it
 - Shared clean (Sc): I, others, and maybe memory, but I'm not owner
 - Shared modified (Sm): I and others but not memory, and I'm the owner
 - Sm and Sc can coexist in different caches, with at most one Sm
 - Modified or dirty (M): I and, no one else
 - On replacement: Sc can silently drop, Sm has to flush
- No invalid state
 - If in cache, cannot be invalid
 - If not present in cache, can view as being in not-present or invalid state
- New processor events: PrRdMiss, PrWrMiss
 - Introduced to specify actions when block not present in cache
- New bus transaction: BusUpd
 - Broadcasts single word written on bus; updates other relevant caches


Dragon: Processor-Initiated Transactions



Dragon: Bus-Initiated Transactions




Dragon State Transition Diagram






Dragon Visualization


Start state. All caches empty and main memory has A = 1.






90



















Read operation completes.






94









Write operation completes.






96
























Read operation completes.
























Write operation completes.



















Read operation completes.



















Read operation completes.

































P₁ Replaces A










P₁ Replaces A





Dragon Example

Proc Action	State P1	State P2	State P3	Bus Action	Data from
R1	E	_	<u> </u>	BusRd	Mem
W1	M	_	_	<u>-</u>	Own cache
R3	Sm	_	Sc	BusRd/Flush	P1 cache
W3	Sc	_	Sm	BusUpd/Upd	Own cache
R1	Sc	<u> </u>	Sm	_	Own cache
R3	Sc	_	Sm	_	Own cache
R2	Sc	Sc	Sm	BusRd/Flush	P3 cache

Lower-Level Protocol Choices

- Can shared-modified state be eliminated?
 - If memory is updated too on BusUpd transactions (DEC Firefly)
 - Dragon protocol doesn't (assumes DRAM memory slow to update)
- Should replacement of an Sc block be broadcast?
 - Would allow last copy to go to Exclusive state and not generate updates
 - Replacement bus transaction isn't in critical path, but later update may be
- Shouldn't update local copy on write hit before controller gets bus
 - Can mess up serialization
- Coherence, consistency considerations much like write-through case
- In general, there are many subtle race conditions in protocols.

Lecture 15 Outline

- MSI protocol
- MESI protocol
- Dragon protocol
- Firefly protocol

	Inval- idate	Update
3-state	MSI	Firefly
4-state	MESI	Dragon


A Three-State Update Protocol

- Whenever a bus update is generated, suppose that main memory—as well as the caches updates its contents.
- Then which state don't we need?
- What's the advantage, then, of having the fourth state?

 The Firefly protocol, named after a multiprocessor workstation developed by DEC, is an example of such a protocol.



Firefly State-Transition Diagram





Answer some questions about this diagram.



Firefly Visualization


Start state. All caches empty and main memory has A = 1.






123


















Read operation completes.






127









Write operation completes.






129
























Read operation completes.























Write operation completes.

















































MESI

Dragon

Firefly Example

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	V	_	<u>-</u>	BusRd	Mem
W1	D	_	_	_	Own cache
R3	S	_	S	BusRd/Flush	P1 cache
W3	S	_	S	BusUpd	Own cache
R1	S	_	S	<u>-</u>	Own cache
R3	S	_	S	_	Own cache
R2	S	S	S	BusRd/Flush	P1 Cache

Firefly Example

Proc Action	State P1	State P2	State P3	Bus Action	Data From
R1	V	-	<u>-</u>	BusRd	Mem
W1	D	-	_	_	Own cache
R3	S	<u>-</u>	S	BusRd/Flush	P1 cache
W3	S	-	S	BusUpd	Own cache
R1	S	_	S	-	Own cache
R3	S	_	S	_	Own cache
R2	S	S	S	BusRd/Flush	P1 Cache

Assessing Protocol Tradeoffs

- In the next lecture, we will look at results of comparing protocols by simulation.
- Methodology:
 - Use simulator; default 1MB, 4-way cache, 64-byte block, 16 processors. Some runs use 64K cache.
 - Focus on frequencies, not end performance for now
 - transcends architectural details, but not what we're really after
 - Use idealized memory performance model to avoid changes of reference interleaving across processors with machine parameters
 - Cheap simulation: no need to model contention